

*T* 56

# 56.1 TEST—Logical Compare

Opcode	Instruction	Description
A8 ib	TEST AL,imm8	AND imm8 with AL; set SF, ZF, PF according to result
A9 <i>iw</i>	TEST AX,imm16	AND imm16 with AX; set SF, ZF, PF according to result
A9 id	TEST EAX,imm32	AND imm32 with EAX; set SF, ZF, PF according to result
F6 /0 <i>ib</i>	TEST r/m8,imm8	AND imm8 with r/m8; set SF, ZF, PF according to result
F7 /0 <i>iw</i>	TEST r/m16,imm16	AND imm16 with r/m16; set SF, ZF, PF according to result
F7 /0 id	TEST r/m32,imm32	AND imm32 with r/m32; set SF, ZF, PF according to result
84 /r	TEST r/m8,r8	AND r8 with r/m8; set SF, ZF, PF according to result
85 /r	TEST r/m16,r16	AND r16 with r/m16; set SF, ZF, PF according to result
85 /r	TEST r/m32,r32	AND r32 with r/m32; set SF, ZF, PF according to result

#### **Description**

Computes the bit-wise logical AND of first operand (source 1 operand) and the second operand (source 2 operand) and sets the SF, ZF, and PF status flags according to the result. The result is then discarded.

# Operation

```
\begin{split} \text{TEMP} &\leftarrow \text{SRC1 AND SRC2}; \\ \text{SF} &\leftarrow \text{MSB}(\text{TEMP}); \\ \text{IF TEMP} &= 0 \\ &\quad \text{THEN ZF} &\leftarrow 0; \\ &\quad \text{ELSE ZF} &\leftarrow 1; \\ \text{FI:} \\ \text{PF} &\leftarrow \text{BitwiseXNOR}(\text{TEMP}[0:7]); \\ \text{CF} &\leftarrow 0; \\ (*\text{AF is Undefined*}) \end{split}
```

### **Flags Affected**

The OF and CF flags are cleared to 0. The SF, ZF, and PF flags are set according to the result (see the "Operation" section above). The state of the AF flag is undefined.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.	
	If the DS, ES, FS, or GS register contains a null segment selector.	
#SS(0)	If a memory operand effective address is outside the SS segment limit.	
#DE(C: 1/ 1.)	If a many family a same	

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made

while the current privilege level is 3.



# **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS

segment limit.

#SS If a memory operand effective address is outside the SS segment limit.

## **Virtual-8086 Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS

segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.